PATENT APPLICATION

Sheet 1 of 1

FORM PTO-1449	TA MADEMARK OF
LIST OF PATENTS	AND PURITORS FOR

LIST OF PATENTS AND PUBLICATIONS FOR APPLICANT'S INFORMATION DISCLOSURE STATEMENT

(Use several sheets if necessary)

ATTY, DOCKET NO.	APPLICATION NO.	CONFIRMATION	NO.
200208051-1	10/606,463	TBA	-
APPLICANT		·	
Benjamin T. Percer, e	t al.		
FILING DATE	GROUP		
06-26-2003	TBA		

REFERENCE DESIGNATION

U.S. PATENT DOCUMENTS

EXAMINER INITIAL	DOCUMENT NUMBER	PUBLICATION DATE	NAME	Pages, Columns, Lines Where Relevant Passages or Figures Appear
1A				
18				
10	>			
10				
1E				
1F				
10	3			
11	1			
11				
1J				
111				

FOREIGN PATENT DOCUMENTS

		DOCUMENT NUMBER	PUBLICATION DATE	NAME OF PATENTEE OR APPLICANT	Pages/Columns/Lines Where Relevant Passages/Figures Appear	Check if Translation attached
M	1L	GB 1 219 001	01-13-1971			
M	1M	JP 5-2502	01-08-1993			
	1N					
	10					
	1P					

OTHER REFERENCES (including Author, Title, Date, Pertinent Pages, etc.)

M_{γ}	1Q	UK Search Report; Application No. GB0413501.8, November 5, 2004.
M	1R	Tsukude, et al. "Highly Reliable Testing of ULSI Memories with On-Chip Voltage-Down Converters". IEEE Design & Test Of Computers. June 1993, pgs. 6-12.
M	18	Berner, et al. "DC Voltage Margin Tester:. NB84092465. IBM Technical Disclosure Bulletin, Vol. 27, No. 4B, September 1984, pg 246.
EXAMIN	<u> </u>	DATE CONSIDERED 9/13/25
		▼ · · · · · · · · · · · · · · · · · · ·